A Lightweight and Real-Time Hardware Architecture for Interference Detection and Mitigation of Time Synchronization Attacks Based on MLP Neural Networks

1. Orouji, N.
2. Mosavi, M.R.
3. Martin, D.

Export

Export

×

MLA

modern-language-association

APA

apa

Chicago

chicago-fullnote-bibliography

Harvard

harvard-cite-them-right

Vancouver

vancouver-author-date

---

RIS BibTex

Export

×

This document cannot be exported because it belongs to another portal.

Full text

lock_openFull text externo

DOI: 10.1109/ACCESS.2021.3120668 GOOGLE SCHOLAR lock_openOpen access editor

Sustainable development goals

•