Javier
Mateos López
![Foto de Javier](/img/uploaded/9613D5EFB8DFA25667C404CCC1E1068C.jpg)
![Foto de University of Massachusetts System](/img/noimage_org.png)
University of Massachusetts System
Boston, Estados UnidosUniversity of Massachusetts System-ko ikertzaileekin lankidetzan egindako argitalpenak (3)
2017
-
A high performance Full Adder based on Ballistic Deflection Transistor Technology
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)
2016
-
Ballistic Deflection Transistor Very High Frequency Modeling
2016 74TH ANNUAL DEVICE RESEARCH CONFERENCE (DRC)
-
Modeling and Study of Two-BDT-Nanostructure based Sequential Logic Circuits
Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI